2 * QEMU 8259 interrupt controller emulation
4 * Copyright (c) 2003-2004 Fabrice Bellard
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
29 //#define DEBUG_IRQ_LATENCY
30 //#define DEBUG_IRQ_COUNT
32 typedef struct PicState {
33 uint8_t last_irr; /* edge detection */
34 uint8_t irr; /* interrupt request register */
35 uint8_t imr; /* interrupt mask register */
36 uint8_t isr; /* interrupt service register */
37 uint8_t priority_add; /* highest irq priority */
39 uint8_t read_reg_select;
44 uint8_t rotate_on_auto_eoi;
45 uint8_t special_fully_nested_mode;
46 uint8_t init4; /* true if 4 byte init */
47 uint8_t elcr; /* PIIX edge/trigger selection*/
51 /* 0 is master pic, 1 is slave pic */
52 static PicState pics[2];
54 #if defined(DEBUG_PIC) || defined (DEBUG_IRQ_COUNT)
55 static int irq_level[16];
57 #ifdef DEBUG_IRQ_COUNT
58 static uint64_t irq_count[16];
61 /* set irq level. If an edge is detected, then the IRR is set to 1 */
62 static inline void pic_set_irq1(PicState *s, int irq, int level)
78 if ((s->last_irr & mask) == 0)
87 /* return the highest priority found in mask (highest = smallest
88 number). Return 8 if no irq */
89 static inline int get_priority(PicState *s, int mask)
95 while ((mask & (1 << ((priority + s->priority_add) & 7))) == 0)
100 /* return the pic wanted interrupt. return -1 if none */
101 static int pic_get_irq(PicState *s)
103 int mask, cur_priority, priority;
105 mask = s->irr & ~s->imr;
106 priority = get_priority(s, mask);
109 /* compute current priority. If special fully nested mode on the
110 master, the IRQ coming from the slave is not taken into account
111 for the priority computation. */
113 if (s->special_fully_nested_mode && s == &pics[0])
115 cur_priority = get_priority(s, mask);
116 if (priority < cur_priority) {
117 /* higher priority found: an irq should be generated */
118 return (priority + s->priority_add) & 7;
124 /* raise irq to CPU if necessary. must be called every time the active
126 static void pic_update_irq(void)
130 /* first look at slave pic */
131 irq2 = pic_get_irq(&pics[1]);
133 /* if irq request by slave pic, signal master PIC */
134 pic_set_irq1(&pics[0], 2, 1);
135 pic_set_irq1(&pics[0], 2, 0);
137 /* look at requested irq */
138 irq = pic_get_irq(&pics[0]);
140 #if defined(DEBUG_PIC)
143 for(i = 0; i < 2; i++) {
144 printf("pic%d: imr=%x irr=%x padd=%d\n",
145 i, pics[i].imr, pics[i].irr, pics[i].priority_add);
149 printf("pic: cpu_interrupt\n");
151 cpu_interrupt(cpu_single_env, CPU_INTERRUPT_HARD);
155 #ifdef DEBUG_IRQ_LATENCY
156 int64_t irq_time[16];
159 void pic_set_irq(int irq, int level)
161 #if defined(DEBUG_PIC) || defined(DEBUG_IRQ_COUNT)
162 if (level != irq_level[irq]) {
163 #if defined(DEBUG_PIC)
164 printf("pic_set_irq: irq=%d level=%d\n", irq, level);
166 irq_level[irq] = level;
167 #ifdef DEBUG_IRQ_COUNT
173 #ifdef DEBUG_IRQ_LATENCY
175 irq_time[irq] = qemu_get_clock(vm_clock);
178 pic_set_irq1(&pics[irq >> 3], irq & 7, level);
182 /* this function should be used to have the controller context */
183 void pic_set_irq_new(void *opaque, int irq, int level)
185 pic_set_irq(irq, level);
188 /* acknowledge interrupt 'irq' */
189 static inline void pic_intack(PicState *s, int irq)
192 if (s->rotate_on_auto_eoi)
193 s->priority_add = (irq + 1) & 7;
195 s->isr |= (1 << irq);
197 /* We don't clear a level sensitive interrupt here */
198 if (!(s->elcr & (1 << irq)))
199 s->irr &= ~(1 << irq);
202 int cpu_get_pic_interrupt(CPUState *env)
204 int irq, irq2, intno;
207 intno = apic_get_interrupt(env);
209 /* set irq request if a PIC irq is still pending */
210 /* XXX: improve that */
215 /* read the irq from the PIC */
217 irq = pic_get_irq(&pics[0]);
219 pic_intack(&pics[0], irq);
221 irq2 = pic_get_irq(&pics[1]);
223 pic_intack(&pics[1], irq2);
225 /* spurious IRQ on slave controller */
228 intno = pics[1].irq_base + irq2;
231 intno = pics[0].irq_base + irq;
234 /* spurious IRQ on host controller */
236 intno = pics[0].irq_base + irq;
240 #ifdef DEBUG_IRQ_LATENCY
241 printf("IRQ%d latency=%0.3fus\n",
243 (double)(qemu_get_clock(vm_clock) - irq_time[irq]) * 1000000.0 / ticks_per_sec);
245 #if defined(DEBUG_PIC)
246 printf("pic_interrupt: irq=%d\n", irq);
251 static void pic_reset(void *opaque)
253 PicState *s = opaque;
257 memset(s, 0, sizeof(PicState));
261 static void pic_ioport_write(void *opaque, uint32_t addr, uint32_t val)
263 PicState *s = opaque;
264 int priority, cmd, irq;
267 printf("pic_write: addr=0x%02x val=0x%02x\n", addr, val);
274 /* deassert a pending interrupt */
275 cpu_reset_interrupt(cpu_single_env, CPU_INTERRUPT_HARD);
280 hw_error("single mode not supported");
282 hw_error("level sensitive irq not supported");
283 } else if (val & 0x08) {
287 s->read_reg_select = val & 1;
289 s->special_mask = (val >> 5) & 1;
295 s->rotate_on_auto_eoi = cmd >> 2;
297 case 1: /* end of interrupt */
299 priority = get_priority(s, s->isr);
301 irq = (priority + s->priority_add) & 7;
302 s->isr &= ~(1 << irq);
304 s->priority_add = (irq + 1) & 7;
310 s->isr &= ~(1 << irq);
314 s->priority_add = (val + 1) & 7;
319 s->isr &= ~(1 << irq);
320 s->priority_add = (irq + 1) & 7;
329 switch(s->init_state) {
336 s->irq_base = val & 0xf8;
347 s->special_fully_nested_mode = (val >> 4) & 1;
348 s->auto_eoi = (val >> 1) & 1;
355 static uint32_t pic_poll_read (PicState *s, uint32_t addr1)
359 ret = pic_get_irq(s);
362 pics[0].isr &= ~(1 << 2);
363 pics[0].irr &= ~(1 << 2);
365 s->irr &= ~(1 << ret);
366 s->isr &= ~(1 << ret);
367 if (addr1 >> 7 || ret != 2)
377 static uint32_t pic_ioport_read(void *opaque, uint32_t addr1)
379 PicState *s = opaque;
386 ret = pic_poll_read(s, addr1);
390 if (s->read_reg_select)
399 printf("pic_read: addr=0x%02x val=0x%02x\n", addr1, ret);
404 /* memory mapped interrupt status */
405 uint32_t pic_intack_read(CPUState *env)
409 ret = pic_poll_read(&pics[0], 0x00);
411 ret = pic_poll_read(&pics[1], 0x80) + 8;
412 /* Prepare for ISR read */
413 pics[0].read_reg_select = 1;
418 static void elcr_ioport_write(void *opaque, uint32_t addr, uint32_t val)
420 PicState *s = opaque;
421 s->elcr = val & s->elcr_mask;
424 static uint32_t elcr_ioport_read(void *opaque, uint32_t addr1)
426 PicState *s = opaque;
430 static void pic_save(QEMUFile *f, void *opaque)
432 PicState *s = opaque;
434 qemu_put_8s(f, &s->last_irr);
435 qemu_put_8s(f, &s->irr);
436 qemu_put_8s(f, &s->imr);
437 qemu_put_8s(f, &s->isr);
438 qemu_put_8s(f, &s->priority_add);
439 qemu_put_8s(f, &s->irq_base);
440 qemu_put_8s(f, &s->read_reg_select);
441 qemu_put_8s(f, &s->poll);
442 qemu_put_8s(f, &s->special_mask);
443 qemu_put_8s(f, &s->init_state);
444 qemu_put_8s(f, &s->auto_eoi);
445 qemu_put_8s(f, &s->rotate_on_auto_eoi);
446 qemu_put_8s(f, &s->special_fully_nested_mode);
447 qemu_put_8s(f, &s->init4);
448 qemu_put_8s(f, &s->elcr);
451 static int pic_load(QEMUFile *f, void *opaque, int version_id)
453 PicState *s = opaque;
458 qemu_get_8s(f, &s->last_irr);
459 qemu_get_8s(f, &s->irr);
460 qemu_get_8s(f, &s->imr);
461 qemu_get_8s(f, &s->isr);
462 qemu_get_8s(f, &s->priority_add);
463 qemu_get_8s(f, &s->irq_base);
464 qemu_get_8s(f, &s->read_reg_select);
465 qemu_get_8s(f, &s->poll);
466 qemu_get_8s(f, &s->special_mask);
467 qemu_get_8s(f, &s->init_state);
468 qemu_get_8s(f, &s->auto_eoi);
469 qemu_get_8s(f, &s->rotate_on_auto_eoi);
470 qemu_get_8s(f, &s->special_fully_nested_mode);
471 qemu_get_8s(f, &s->init4);
472 qemu_get_8s(f, &s->elcr);
476 /* XXX: add generic master/slave system */
477 static void pic_init1(int io_addr, int elcr_addr, PicState *s)
479 register_ioport_write(io_addr, 2, 1, pic_ioport_write, s);
480 register_ioport_read(io_addr, 2, 1, pic_ioport_read, s);
481 if (elcr_addr >= 0) {
482 register_ioport_write(elcr_addr, 1, 1, elcr_ioport_write, s);
483 register_ioport_read(elcr_addr, 1, 1, elcr_ioport_read, s);
485 register_savevm("i8259", io_addr, 1, pic_save, pic_load, s);
486 qemu_register_reset(pic_reset, s);
496 term_printf("pic%d: irr=%02x imr=%02x isr=%02x hprio=%d irq_base=%02x rr_sel=%d elcr=%02x fnm=%d\n",
497 i, s->irr, s->imr, s->isr, s->priority_add,
498 s->irq_base, s->read_reg_select, s->elcr,
499 s->special_fully_nested_mode);
505 #ifndef DEBUG_IRQ_COUNT
506 term_printf("irq statistic code not compiled.\n");
511 term_printf("IRQ statistics:\n");
512 for (i = 0; i < 16; i++) {
513 count = irq_count[i];
515 term_printf("%2d: %lld\n", i, count);
522 pic_init1(0x20, 0x4d0, &pics[0]);
523 pic_init1(0xa0, 0x4d1, &pics[1]);
524 pics[0].elcr_mask = 0xf8;
525 pics[1].elcr_mask = 0xde;